


DIGITAL COPIER

MODEL AR-650

CONTENTS

[1] DESCRIPTION OF CIRCUIT 1 - 1

[2] LOGIC CIRCUIT 2 - 1

Parts marked with “” are important for maintaining the safety of the set.

Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.

CONTENTS

1. DESCRIPTION OF CIRCUIT	1-1
1.1 CPU Functions	1-2
1.1.1 Main CPU (TMP95C063F)	1-2
1.1.2 PFC-CPU (TMP91C640N)	1-9
1.1.3 Gate Array (LCA301)	1-13
1.1.4 Scanner CPU (TMP95C063F)	1-20
1.1.5 Laser CPU (TMP95C063F)	1-25
1.1.6 System CPU (NR4650)	1-30
2. LOGIC CIRCUIT	2-1
2.1 System Board (PWA-SYS) 1/29~29/29	2-1
2.2 Mother Board (PWA-MTB) 1/2~2/2	2-30
2.3 Logic Board (PWA-LGC) 1/23~23/23	2-32
2.4 ADU Board (PWA-ADU) 1/2~2/2	2-55
2.5 MOT Board (PWA-MOT) 1/1	2-57
2.6 SLG Board (PWA-SLG) 1/10~10/10	2-58
2.7 CCD Board (PWA-CCD) 1/5~5/5	2-68
2.8 PLG Board (PWA-PLG) 1/21~21/21	2-73
2.9 SDV Board (PWA-SDV) 1/3~3/3	2-94
2.10 LDR Board (PWA-LDR) 1/3~3/3	2-97
2.11 ADF Circuit	2-101

GENERAL PRECAUTIONS REGARDING THE INSTALLATION AND SERVICE

The installation and service should be done by a qualified service technician.

1. Transportation/Installation

- When transporting/installing the copier, move it by the casters while lifting the stoppers.
The copier is quite heavy and weighs approximately 250 kg (551 lb), therefore pay full attention when handling it.
- Be sure to use a dedicated outlet with AC 115V or 120V/20A (220V, 230V, 240V/10A) or more for its power source.
- The copier must be grounded for safety.
Never ground it to a gas pipe or a water pipe.
- Select a suitable place for installation.
Avoid excessive heat, high humidity, dust, vibration and direct sunlight.
- Also provide proper ventilation as the copier emits a slight amount of ozone.
- To insure adequate working space for the copying operation, keep a minimum clearance of 80 cm (32") on the left, 80 cm (32") on the right and 10 cm (4") in the rear.

2. Service of Machines

- Basically, be sure to turn the main switch off and unplug the power cord during service.
- Be sure not to touch high-temperature sections such as the exposure lamp, the fuser unit, the damp heater and their periphery.
- Be sure not to touch high-voltage sections such as the chargers, the transfer belt and the high-voltage transformer.
- Be sure not to touch rotating/operating sections such as gears, belts, pulleys, fan, etc.
- When servicing the machines with the main switch turned on, be sure not to touch live sections and rotating/operating sections. Avoid exposure to laser radiation.
- Use suitable measuring instruments and tools.
- Avoid exposure to laser radiation during servicing.
 - Avoid direct exposure to beam.
 - Do not insert tools, parts, etc. that are reflective into the path of the laser beam.
 - Remove all watches, rings, bracelets, etc. that are reflective.

3. Main Service Parts for Safety

- The breaker, door switch, fuse, thermostat, thermofuse, thermistor, etc. are particularly important for safety. Be sure to handle/install them properly.

4. Cautionary Labels

- During servicing, be sure to check the rating plate and the cautionary labels such as "Unplug the power cord during service", "Hot area", "Laser warning label" etc. to see if there is any dirt on their surface and whether they are properly stuck to the copier.

5. Disposition of Consumable Parts/Packing Materials

- Regarding the recovery and disposal of the copier, supplies, consumable parts and packing materials, it is recommended to follow the relevant local regulations or rules.

6. When parts are disassembled, reassembly is basically the reverse of disassembly unless otherwise noted in this manual or other related documents. Be careful not to reassemble small parts such as screws, washers, pins, E-rings, toothed washers in the wrong places.

7. Basically, the machine should not be operated with any parts removed or disassembled.

8. Precautions Against Static Electricity


- The PC board must be stored in an anti-electrostatic bag and handled carefully using a wrist-band, because the ICs on it may become damaged due to static electricity.

Caution: Before using the wrist band, pull out the power cord plug of the copier and make sure that there is no uninsulated charged objects in the vicinity.

Caution : Dispose of used RAM-IC's (including lithium battery) according to the manufacturer's instructions.

Vorsicht : Entsorgung des gebrauchten RAM-IC's (inklusive der Lithium Batterie) nach Angaben des Herstellers.

1. DESCRIPTION OF CIRCUIT



1.1 CPU Functions

1.1.1 Main CPU (TMP95C063F)

(1) Outline and Features

The main CPU is a high-speed, advanced-function 16-bit microcontroller. This 144-pin mini flat package microcontroller has been developed for control of various mid-scale to large-scale equipment. The main features of the main CPU are as follows:

- ① Original high-speed 16-bit CPU (900H_CPU)
 - Upwardly compatible with TLCS-90/900 and instruction mnemonics
 - 16 Mbyte linear address space
 - General-use register and register bank system
 - 16-bit multiplication and division operations, bit transfer/operation instructions
 - High-speed DMA: 4-channel (640 ns/2 bytes at 25 MHz)
- ② Minimum instruction execution time: 160 ns (at 25 MHz oscillation)
- ③ Built-in RAM: Not available
Built-in ROM: Not available
- ④ External memory expansion
 - Expandable to 16 Mbytes (both for program/data)
 - External data bus width select terminal (AM8/16)
 - Coexistence of external data bus 8/16 bit widths possible
... Dynamic data bus sizing
- ⑤ Built-in DRAM controller: 2 ch
 - 2CAS/2WE selectable
- ⑥ 8-bit timer: 8 ch
- ⑦ 16-bit timer: 2 ch
- ⑧ Pattern generator: 4-bit x 2 ch
- ⑨ General-use serial interface: 2 ch
 - Baud rate generated by external clock
- ⑩ 10-bit A/D converter: 8 ch
- ⑪ 8-bit D/A converter: 2 ch
- ⑫ Watchdog timer
- ⑬ Chip select/wait controller: 4 blocks
- ⑭ Interrupt functions
 - CPU x 2: Software interrupt instructions, undefined instruction violation
 - Internal interrupts: x 22
 - External interrupts: x 11 } Seven interrupt masking levels can be set.
- ⑮ 91 I/O port terminals
- ⑯ Standby function
 - Three halt modes (RUN, IDLE, STOP)


(2) Main CPU functions

The main CPU has respective interfaces with system CPU, PFC, engine gatearray, finisher interface IC (IPC), laser CPU for each, and performs the entire control of the copier engine.

The control program is stored in external ROM (27C4002-100F1).

Adjustment values for the engine are stored in battery backed up external RAM (NVM).

(3) Pin assignments



Pin assignment diagram (top view)

I/O Map of Main CPU

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
P97/T07	CMOS-IN PULL-UP	X	IN	FCOV-1	Front cover, H: Open, L:Close
P96/T16	CMOS-IN PULL-UP	X	IN	TRNSW-0	Reverse switch H: When paper is past, L: No paper, (TRN-SW:S18)
P95/T05	CMOS-IN PULL-UP	X	IN	TRNES-0	Reverse exit switch, H: When paper is past, L: No paper, (TRNE-SW:S17)
P94/T14	CMOS-IN PULL-UP	—	OUT	POUT-0	External I/F output (image quality control)
P93/T03	CMOS-IN PULL-UP	X	IN	TFUSW-1	A toner full: H, Normal: L, (T-FULL-SW:SW15)
P92/T12	CMOS-IN PULL-UP	X	IN	EINT1-1	External I/F input 2 (image quality control)
P91/T01	CMOS-IN PULL-UP	X	IN	EXTSW-1	Fuser exit switch, L: When paper is past, H: No paper, (EXIT-SW:S15)
P90/T10	CMOS-IN PULL-UP	—	OUT	MVDEN-1	Paper transport signal to POPS on PLG board
P87/INT3	CMOS-IN PULL-UP	↑	IN	TXINT-1	MAIN↔PC communications interrupt
P86/INT2	CMOS-IN PULL-UP	↑	IN	CMINT-1	MAIN↔System-CPU(S) reception interrupt
P85/INT1	CMOS-IN PULL-UP	↑	IN	PFREQ-1	PFC→MAIN reception request interrupt
P84/INT0	CMOS-IN PULL-UP	X	IN	EINT2-1	External I/F input 3 (image quality control)
P83/NMI2	CMOS-IN PULL-UP	—	Not used		
P82/WAIT	CMOS-IN PULL-UP	—	OUT	CTDRM-0	Image density sensor (IQM) REM signal, L:ON, H:OFF
P81/SCOUT	CMOS-IN PULL-UP	↑	IN	LSBSY-1	L-CPU operation status signal
P80/BS	CMOS-IN PULL-UP	X	IN	DEVSW-0A	Developer unit, L: Installed, H: Uninstalled
P77/PG13	CMOS-IN PULL-UP	—	OUT	TRMD-0	Transfer belt motor driving signal (Low active),(TRB-MOT:M25)
P76/PG12	CMOS-IN PULL-UP	—	OUT	TRMC-0	
P75/PG11	CMOS-IN PULL-UP	—	OUT	TRMB-0	
P74/PG10	CMOS-IN PULL-UP	—	OUT	TRMA-0	
P73/PG03	CMOS-IN PULL-UP	—	OUT	RGTD-0	Alingning motor driving signal (Low active), (RGT-MOT:M17)
P72/PG02	CMOS-IN PULL-UP	—	OUT	RGTC-0	
P71/PG01	CMOS-IN PULL-UP	—	OUT	RGTB-0	
P70/PG00	CMOS-IN PULL-UP	—	OUT	RGTA-0	
P67/UCAS3/UW3/WE3	TTL-OUT H	—	Not used		
P66/LCAS3/LW3/REFOUT	TTL-OUT H	—	Not used		
P65/CAS3/WE3	TTL-OUT H	—	OUT		
P64/CS3/RAS3	TTL-OUT H	—	OUT	CS3-0	Chip select for SRAM

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
P63/UCAS1/UW1/ WE1	TTL-OUT H	—	Not used		
P62/LCAS1/LW1/ REFOUT1	TTL-OUT H	—	Not used		
P61/CAS1/WE1	TTL-OUT H	—	Not used		
P60/CS1/RAS1	TTL-OUT H	—	OUT	CS1-0	Finisher IPC chip select
P57/CS2	TTLOUT L	—	OUT	CS2-0	Main ROM chip select
P56/CS0	TTL-OUT H	—	OUT	CS0-0	Gate array chip select
P55/RW	CMOS-IN PULL-UP	—	OUT	RW-0	Optional interface switching control signal
P54/BUSAK	CMOS-IN PULL-UP	—	OUT	STKCL-0	Stack clutch, L:ON, H:OFF, (STK-CLT:CL3)
P53/BUSRQ	CMOS-IN PULL-UP	—	OUT	REVCL-0	Reverse clutch, L:ON, H:OFF, (REV-CLT:CL2)
P52/HWR	CMOS-IN PULL-UP	X	IN	EINT3-1	External I/F input 4 (image quality control)
WR		—	OUT	WR-0	External memory write signal
RD		—	OUT	RD-0	External memory read signal
P27/A23	TTL-OUT H	—	OUT	ERSLP-0	Discharge LED lamp, L:ON, H:OFF, (ERS)
P26/A22	TTL-OUT H	—	Not used		
P25/A21	TTL-OUT H	—	OUT	A21	Address bus
P24/A20	TTL-OUT H	—	OUT	A20	Address bus
P23/A19	TTL-OUT H	—	OUT	WD-E	WD-E signal, Enable:H, Disable:L
P22/A18	TTL-OUT H	—	OUT	A18	Address bus
P21/A17	TTL-OUT H	—	OUT	A17	Address bus
P20/A16	TTL-OUT H	—	OUT	A16	Address bus
P17/D15	TTL 3STATE	—	IN/OUT	D15	Data bus
P16/D14	TTL 3STATE	—	IN/OUT	D14	Data bus
P15/D13	TTL 3STATE	—	IN/OUT	D13	Data bus
P14/D12	TTL 3STATE	—	IN/OUT	D12	Data bus
P13/D11	TTL 3STATE	—	IN/OUT	D11	Data bus
P12/D10	TTL 3STATE	—	IN/OUT	D10	Data bus
P11/D9	TTL 3STATE	—	IN/OUT	D9	Data bus
P10/D8	TTL 3STATE	—	IN/OUT	D8	Data bus
D7	TTL 3STATE	—	IN/OUT	D7	Data bus
D6	TTL 3STATE	—	IN/OUT	D6	Data bus
D5	TTL 3STATE	—	IN/OUT	D5	Data bus
D4	TTL 3STATE	—	IN/OUT	D4	Data bus
D3	TTL 3STATE	—	IN/OUT	D3	Data bus
D2	TTL 3STATE	—	IN/OUT	D2	Data bus
D1	TTL 3STATE	—	IN/OUT	D1	Data bus

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
D0	TTL 3STATE	—	IN/OUT	D0	Data bus
A15	TTL OUT	—	OUT	A15	Address bus
A14	TTL OUT	—	OUT	A14	Address bus
A13	TTL OUT	—	OUT	A13	Address bus
A12	TTL OUT	—	OUT	A12	Address bus
A11	TTL OUT	—	OUT	A11	Address bus
A10	TTL OUT	—	OUT	A10	Address bus
A9	TTL OUT	—	OUT	A9	Address bus
A8	TTL OUT	—	OUT	A8	Address bus
A7	TTL OUT	—	OUT	A7	Address bus
A6	TTL OUT	—	OUT	A6	Address bus
A5	TTL OUT	—	OUT	A5	Address bus
A4	TTL OUT	—	OUT	A4	Address bus
A3	TTL OUT	—	OUT	A3	Address bus
A2	TTL OUT	—	OUT	A2	Address bus
A1	TTL OUT	—	OUT	A1	Address bus
A0	TTL OUT	—	OUT	A0	Address bus
PA7/SCLK1	CMOS-IN PULL-UP	—	Not used		
PA6/CTS1	CMOS-IN PULL-UP	↑	IN	LCTS-0	L-CPU CTS signal
PA5/RXD1	CMOS-IN PULL-UP	↑	IN	LRXD-1	L-CPU⇒M-CPU serial I/F receive data
PA4/TXD1	CMOS-IN PULL-UP	—	OUT	LTXD-0	M-CPU⇒L-CPU serial I/F send data
PA3/SCLK0	CMOS-IN PULL-UP	—	OUT	MREQP-0	M-CPU⇒PFC transmission request signal
PA2/CTS0	CMOS-IN PULL-UP	—	OUT	MACKP-0	M-CPU⇒PFC reception enable signal
PA1/RXD0	CMOS-IN PULL-UP	↑	IN	PFRXD-1	PFC⇒M-CPU serial I/F receive data
PA0/TXD0	CMOS-IN PULL-UP	—	OUT	PFTXD-0	M-CPU⇒PFC serial I/F send data
PB7/TOB	CMOS-IN PULL-UP	—	OUT	RSTSW-0	Main switch OFF at L, (S42)
PB6/TOA	CMOS-IN PULL-UP	—	OUT	DRCLK-1	Drum motor reference clock, (DRM-MOT:M12)
PB5/TIB/INT7	CMOS-IN PULL-UP	—	IN	STINT-1	SYSTEM⇒MAIN transmission interrupt (STINT)
PB4/TIA/INT6	CMOS-IN PULL-UP	—	Not used		
PB3/TO9	CMOS-IN PULL-UP	—	OUT	DRMON-0	DRM-MOT ON Signal,L:ON, H:OFF (DC brushless motor), (M12)
PB2/TO8	CMOS-IN PULL-UP	—	OUT	DRMBK-0	DRM-MOT BRK signal,L:Brake, H:OFF (DC brushless motor), (M12)
PB1/TI9/INT5	CMOS-IN PULL-UP	↑	IN	PDWN-1	When 5V drops to 0V: H, Otherwise: L, Rising edge detection
PB0/TI8/INT4	CMOS-IN PULL-UP	—	IN	EINT0-1	External I/F input 1 (image quality control)

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
PC7/AN7	CMOS-IN	—	IN	FUSSW-1	Fuser unit, L: Uninstalled, H: Installed
PC6/AN6	CMOS-IN	—	IN	STHU-1A	Upper heatroller thermistor (END), (THMSH/U)
PC5/AN5	CMOS-IN	—	IN	THML-1A	Lower heatroller thermistor (THMSH/L)
PC4/AN4	CMOS-IN	—	IN	THMU-1A	Upper heatroller thermistor (Center), (THMSH/U)
PC3/AN3	CMOS-IN	—	IN	CTDS-1	Image density sensor Analog input, (IQM)
PC2/AN2	CMOS-IN	—	IN	DRTMP-1	Drum thermistor analog input, (THMSD)
PC1/AN1	CMOS-IN	—	IN	ATS-1	Auto toner sensor analog input, (ATS)
PC0/AN0	CMOS-IN	—	Not used	GND	
PD0/INT8	CMOS-IN PULL-UP	↑	IN	RXINT-1	MAIN⇔PC communications interrupt
PD4	CMOS-IN PULL-UP	—	OUT	HVTM-0	Main charger, L:ON, H:OFF, (HVT-TM)
PD3	CMOS-IN PULL-UP	—	OUT	HVTT-0	Transfer belt bias, L:ON, H:OFF, (HVT-TM)
PD2	CMOS-IN PULL-UP	—	OUT	HVDDC-0	Developer bias (DC),L:ON, H:OFF,(HVT-DB)
PD1	CMOS-IN PULL-UP	↑	IN	PFAK-1	PFC→M-CPU transmission enable signal
PE7	CMOS-IN PULL-UP	—	OUT	HVDAC-0	Developer bias (AC),L:ON, H:OFF,(HVT-DB)
PE6	CMOS-IN PULL-UP	—	OUT	LRTS-0	M-CPU→L-CPU transmission request signal (enable:L)
PE5	CMOS-IN PULL-UP	—	OUT	HVTBB-0	Transfer belt brush bias , L:ON, H:OFF, (HVT-TM)
PE4	CMOS-IN PULL-UP	X	IN	IPCSW-1	Finisher PC board, L:connected, H:disconnected
PE3	CMOS-IN PULL-UP	—	OUT	DRMCW-0	Drum motor rotation direction, H:CCW, L:CW, (DC brushless motor), (DRM-MOT:M12)
PE2	CMOS-IN PULL-UP	—	OUT	LRST-0	L-CPU reset signal, L: Reset, H: Normal
PE1	CMOS-IN PULL-UP	—	OUT	FNOF2-0	Fan speed signal-2, L: Low speed, H: High speed
PE0	CMOS-IN PULL-UP	—	OUT	FANOF-0	Fan speed signal-1, L: Low speed, H: High speed
DAREFH		—	—	5V	Reference voltage of D/A convertor
DAREFL		—	—	GND	
DAOUT0		—	Not used		
DAOUT1		—	Not used		
NMI	CMOS-IN	—	IN	5V	Non Maskable Interrupt
EA	CMOS-IN	—	IN	GND	External Access
CLR	CMOS-IN	—	IN	RST-0	Reset at L
CLK	TTL-OUT	—	OUT		Clock
WDOUT	TTL-OUT	—	OUT	WDT-0	Microcontroller out of control: L, Normal: H

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
AM8/16		—	—	GND	Bus width, Mixed 8- and 16-bit buses at L
RESET		—	—		Reset signal
VREFH		—	IN		Reference voltage input for A/D converter
VREFL		—	IN		Reference voltage input for A/D converter
AVCC		—	—		A/D converter power supply
AVSS		—			A/D converter power supply
X1/X2		—			Oscillator terminal
DVCC		—			5V power supply
DVSS		—			GND terminal

R : Programmable pull-up resistor

↑ : Pulled up

X : Not pulled up

— : No pull-up functions

1.1.2 PFC-CPU (TMP91C640N)

(1) Features

This 8-bit CMOS microcontroller integrates an 8-bit CPU, ROM, RAM, A/D converter, multifunction timer/event counter, and general-use serial interface in a single chip. External memory can be expanded to 48 Kbytes for program, and data memory to 1 Mbytes.


- Internal ROM: 16 Kbytes
- Internal RAM: 512 bytes
- External program memory: 48 Kbytes
- External data memory: 1 Mbytes
- Precision 8-bit A/D converter (6 ch)
- General-use serial interface (1 ch)
- Stepping motor control (2 ch)
- 54 I/O port terminals

(2) PFC-CPU functions

PFC controls the paper feed system.

All operations for transporting the paper feeding from each cassette up to the aligning rollers in the machine are controlled by PFC.

(3) Pin assignment of PFC-CPU



TMP91C640N pin assignment (shrink DIP)

I/O Map of PFC-CPU

Port Name	At reset	IN/OUT	Signal Name	FUNCTION
P37/WAIT		Not used		
P36/WR		Not used		
P35/RD		OUT	PFREQ-1	Send request (TO G/A)
P34/CTS		IN	MACKP-1	ACK signal (FROM G/A)
P33/TXD		OUT	PFRXD-0	Serial transmission data (TO G/A)
P32/TXD/RTS/ SCLK		OUT	PFAK-1	ACK signal (TO G/A)
P31/RXD		IN	PFTXD-0	Serial receive data (FROM G/A)
P30/RXD		IN	PSTPC-1	Paper stop switch (P-STP-SW:S13) When paper is past: H, No paper: L
P55/AN5		IN	24VCK-1	Front door check (analog voltage) Front door open at 2.5 V or less
P54/AN4		IN	ADCNT-1	ADU connection status When installed: L
P53/AN3		IN	5VSW-1	
P52/AN2		Not used		
P51/AN1		Not used		
P50/AN0		Not used		
P83/TO3/TO4		OUT	PSTPD-0	Paper feed status signal
P82/INT2/TI5		Not used		
P81/INT1/TI4		IN	MREQP-1	Send request (from G/A): External interrupt
P80/INT0		IN	RSTRT-1	Copier aligning roller restart signal
P73/M13		OUT	SIDMD-0	ADU Side guide motor control signal (SID-MOT:M9)
P72/M12		OUT	SIDMC-0	
P71/M11		OUT	SIDMB-0	
P70/M10/TO2		OUT	SIDMA-0	
P63/M03		OUT	ENDMD-0	ADU End guide motor control signal (END-MOT:M8)
P62/M02		OUT	ENDMC-0	
P61/M01		OUT	ENDMB-0	
P60/M00/TO1		OUT	ENDMA-0	
P07/D7		OUT	DRV7-1	Driver control signal
P06/D6		OUT	DRV6-1	
P05/D5		OUT	DRV5-1	
P04/D4		OUT	DRV4-1	
P03/D3		OUT	DRV3-1	
P02/D2		OUT	DRV2-1	
P01/D1		OUT	DRV1-1	
P00/D0		OUT	DRV0-1	

Port Name	At reset	IN/OUT	Signal Name	FUNCTION
P43/A19		OUT	CLKD-0	For driver control data (DRV0 to 7)
P42/A18		OUT	CLKC-0	Registration control signal
P41/A17		OUT	CLKB-0	Registration data output: rising edge
P40/A16		OUT	CLKA-0	Registration output data for holding: falling edge
P27/A15		Not used		
P26/A14		Not used		
P25/A13		OUT	SCSWF-0	Enable signal for bus buffer
P24/A12		OUT	SCSWE-0	
P23/A11		OUT	SCSWD-0	
P22/A10		OUT	SCSWC-0	
P21/A9		OUT	SCSWB-0	
P20/A8		OUT	SCSWA-0	
P17/A7		IN	RETS7-1	
P16/A6		IN	RETS6-1	
P15/A5		IN	RETS5-1	
P14/A4		IN	RETS4-1	
P13/A3		IN	RETS3-1	
P12/A2		IN	RETS2-1	
P11/A1		IN	RETS1-1	
P10/A0		IN	RETS0-1	
NMI		IN	5V	Non mastkable Interrupt
EA		IN	GND	External access
RST		IN	PFRST-0	Reset signal
CK		Not used		
X1		IN		Oscillator input
X2		IN		Oscillator output
VREF		—		Reference voltage input for A/D converter
AGND		—		Ground input for A/D converter


1.1.3 Gate Array (LCA301)

(1) Gate array functions

The gate array is controlled by the main CPU and the gate array's internal logic circuit. The gate array has the following functions:

- Pulse motor control (drum, transfer belt)
- Interface with NV-RAM (A key circuit is provided to prevent against clearing data inadvertently even if the microcontroller is out of control).
- General-use I/O port

(2) Gate array pin assignment diagram



I/O Map of Gate Array

Port Name	At reset	IN/OUT	Signal Name	FUNCTION
PA0	CMOS-IN	IN	CNT-1	Line jumper wire L: Line for factory adjustment), H: Field (for delivery)
PA1	CMOS-IN	IN	PCCNT-0A	PC connection line
PA2	CMOS-IN	IN	PCDSR-0	DSR signal for PC
PA3	CMOS-IN	IN	CPMSW-0	
PA4	CMOS-IN	IN	CPSW2-0	
PA5	CMOS-IN	IN	Not used	
PA6	CMOS-IN	IN	Not used	
PA7	CMOS-IN	IN	Not used	
PB0	CMOS-IN	OUT	RMS0-1	RMS
PB1	CMOS-IN	OUT	RMS1-1	
PB2	CMOS-IN	OUT	RMS2-1	
PB3	CMOS-IN	OUT	RMS3-1	
PB4	CMOS-IN	OUT	RMS4-1	
PB5	CMOS-IN	OUT	RMS5-1	
PB6	CMOS-IN	OUT	RMS6-1	
PB7	CMOS-IN	OUT	RMS7-1	
PC0	CMOS-OUT H	OUT	Not used	
PC1	CMOS-OUT H	OUT	Not used	
PC2	CMOS-OUT H	OUT	Not used	
PC3	CMOS-OUT H	OUT	Not used	
PC4	CMOS-OUT H	OUT	Not used	
PC5	CMOS-OUT H	OUT	Not used	
PC6	CMOS-OUT H	OUT	Not used	
PC7	CMOS-OUT H	OUT	Not used	
A0	TTL-IN PULL-UP	IN	A0	Address bus
A1	TTL-IN PULL-UP	IN	A1	
A2	TTL-IN PULL-UP	IN	A2	
A3	TTL-IN PULL-UP	IN	A3	
A4	TTL-IN PULL-UP	IN	A4	
A5	TTL-IN PULL-UP	IN	A5	
A6	TTL-IN PULL-UP	IN	A6	
A7	TTL-IN PULL-UP	IN	A7	
A12	TTL-IN PULL-UP	IN	A12	
A13	TTL-IN PULL-UP	IN	A13	
A14	TTL-IN PULL-UP	IN	A14	
D0	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D0	Data bus

Port Name	At reset	IN/OUT	Signal Name	FUNCTION															
D1	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D1	Data bus															
D2	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D2																
D3	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D3																
D4	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D4																
D5	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D5																
D6	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D6																
D7	TTL-IN CMOS-OUT PULL-UP	IN/OUT	D7																
RD	TTL-IN PULL-UP	IN	RD-0	Read signal															
WR	TTL-IN PULL-UP	IN	WR-0	Write signal															
CS	TTL-IN PULL-UP	IN	CS0-0	Chip select signal															
CTS	TTL-IN	IN	PCCTS-0	CTS signal for PC															
RXD	TTL-IN	IN	PCRXD-0	PC serial receive data (from PC)															
CBSY	TTL-IN	IN	CBSY-0	System I/F command BSY signal															
CMD	TTL-IN	IN	CMD-0	System I/F receive data signal															
SACK	TTL-IN	IN	SACK-0	System I/F status ACK signal															
SERR	TTL-IN	IN	SERR-0	System I/F status error signal															
RXDINT	CMOS-OUT H	OUT	RXINT-1	MAIN↔PC reception interrupt (RXINT)															
TXDINT	CMOS-OUT H	OUT	TXINT-1	MAIN↔PC transmission interrupt (TXINT)															
CMDINT	CMOS-OUT H	OUT	CMINT-1	System I/F reception interrupt															
STSINT	CMOS-OUT H	OUT	STINT-1	System I/F transmission interrupt															
RTS	CMOS-OUT H	OUT	PCRTS-0	For external PC															
TXD	CMOS-OUT H	OUT	PCTXD-0	PC serial data send data (to PC)															
SBSY	CMOS-OUT H	OUT	SBSY-0	System I/F status BSY signal															
STS	CMOS-OUT H	OUT	STS-0	System I/F send data signal															
CACK	CMOS-OUT H	OUT	CACK-0	System I/F command ACK signal															
CERR	CMOS-OUT H	OUT	CERR-0	System I/F command error signal															
SCLK	CMOS-IN	IN	Not used																
RESET	CMOS-IN SCHMITT	IN	GARST-0	Reset signal															
CNTRST	CMOS-IN	IN	Not used	H															
TESTSW	CMOS-IN	IN	Not used	GND															
TSTEN	INPUT with PULL-DOWN	IN	Not used	GND															
PD0	CMOS-OUT H	OUT	STKSL-0	Gate solenoid, L:ON, H:OFF, (GATE-SOL:SOL4)															
PD1	CMOS-OUT H	Not used																	
PD2	CMOS-OUT H	OUT	CLMTA-0	Main charger cleaning motor (CLN-MOT:M11)															
PD3	CMOS-OUT H	OUT	CLMTB-0																
				<table border="1"> <tr> <td>PD2</td> <td>PD3</td> <td>Brake</td> </tr> <tr> <td>H</td> <td>H</td> <td>CW</td> </tr> <tr> <td>H</td> <td>L</td> <td>CCW</td> </tr> <tr> <td>L</td> <td>H</td> <td>OFF</td> </tr> <tr> <td>L</td> <td>L</td> <td>OFF</td> </tr> </table>	PD2	PD3	Brake	H	H	CW	H	L	CCW	L	H	OFF	L	L	OFF
PD2	PD3	Brake																	
H	H	CW																	
H	L	CCW																	
L	H	OFF																	
L	L	OFF																	

Port Name	At reset	IN/OUT	Signal Name	FUNCTION
PD4	CMOS-OUT H	OUT	FURMT-0	Fur brush motor, L: ON, H: OFF, (FUR-MOT:M10)
PD5	CMOS-OUT H	Not used		
PD6	CMOS-OUT H	OUT	CTRON-0	ON at counter:L, OFF at counter: H, (T)
PD7	CMOS-OUT H	Not used		
PE0	CMOS-OUT H	Not used		
PE1	CMOS-OUT H	Not used		
PE2	CMOS-OUT H	Not used		
PE3	CMOS-OUT H	Not used		
PE4	CMOS-OUT H	Not used		
PE5	CMOS-OUT H	Not used		
PE6	CMOS-OUT H	Not used		
PE7	CMOS-OUT H	Not used		
OSC1	IN	IN	X1	Oscillator input
OSC2	OUT	OUT	X2	Oscillator output
DICH1	CMOS-OUT L	OUT	DADAT-1	D/A serial data
LDCH1	CMOS-OUT L	OUT	DALTH-1	D/A serial data strobe, L: Latch, H: Hold
CLKCH1	CMOS-OUT L	OUT	SCK-1	D/A serial clock
DICH2	CMOS-OUT L	Not used		
LDCH2	CMOS-OUT L	Not used		
CLKCH2	CMOS-OUT L	Not used		
PF0	CMOS-OUT IN	IN	EXCSW-1A	Reverse door switch, H:CLOSE, L:OPEN, (EXC-SW:S19)
PF1	CMOS-OUT IN	IN	MCLSW-0	Main charger cleaning switch ON:L, OFF:H, (CLN-M-SW:S16)
PF2	CMOS-OUT IN	IN	CLNSW-0	Cleaner connection signal, L: Connection, H: No connection
PF3	CMOS-OUT IN	IN	BRMRK-1A	Brush motor lock detection signal, L: Normal, H: Lock
PF4	CMOS-OUT IN	IN	ATSSW-1	Auto toner sensor connection signal, L: Connection, H: No connection
PF5	CMOS-OUT IN	IN	CTRCN-1A	Total counter connection signal, L: Connection, H: No connection
PF6	CMOS-OUT IN	IN	EXPON-0	Exposure lamp ON signal, H: ON, L: OFF
PF7	CMOS-OUT IN	Not used		
PG0	CMOS-OUT H	OUT	USSR-1	SSR for heater lamp, L:ON. H:OFF, (SSR-U)
PG1	CMOS-OUT H	OUT	SBSSR-0	SSR for sub heater lamp, L:ON. H:OFF, (SSR-S)
PG2	CMOS-OUT H	OUT	HTRMT-1	Heat roller motor, L:ON, H:OFF,(HTR-MOT:M18)

Port Name	At reset	IN/OUT	Signal Name	FUNCTION
PG3	CMOS-OUT H	OUT	HTRML-0	Heat roller motor, L:Low speed ON, H:OFF,(HTR-MOT:M18)
PG4	CMOS-OUT H	OUT	SCRP-0	Scraper solenoid, L:ON, H:OFF,(SCRP-SOL:SOL3)
PG5	CMOS-OUT H	OUT	RVSF-0	Reverse fan motor, L:ON, H:OFF, (REV-FAN-MOT:M27)
PG6	CMOS-OUT H	OUT	DCTOF-0	Duct out fan motor, L:ON, H:OFF, (DUCT-OUT-FAN-MOT:M23)
PG7	CMOS-OUT H	OUT	HTRFA-0	Heater fan motor, L:ON, H:OFF, (HTR-FAN-MOT:M20)
PH0	CMOS-OUT H	OUT	EXTFA-0	Exit fan motor, L:ON, H:OFF, (EXIT-FAN-MOT:M19)
PH1	CMOS-OUT H	OUT	DEVFA-0	Main charger fan motor, L:ON, H:OFF, (DEV-FAN-MOT:M21)
PH2	CMOS-OUT H	OUT	CHFAN-0	Main charger fan motor, L:ON, H:OFF, (DEV-FAN-MOT:M21)
PH3	CMOS-OUT H	OUT	DCTIF-0	Duct in fan motor, L:ON, H:OFF, (DUCT-IN-FAN-MOT:M22)
PH4	CMOS-OUT H	OUT	TNRMT-0	Toner motor, L:ON, H:OFF, (TNR-MOT:M14)
PH5	CMOS-OUT H	OUT	DEVON-0	Developer motor, L:ON, H:OFF, (DEV-MOT:M16)
PH6	CMOS-OUT H	OUT	DVMBK-0	Developer motor, L:BRAKE, H:NORMAL, (DEV-MOT:M16)
PH7	CMOS-OUT H	OUT	DRMSW-0	Drum motor drive current select, L:Acceleration, H:Constant, (DRM-MOT:M12)
P10	CMOS-IN	IN	TEMP-0A	Toner Empty:L, Normal:H(TNR-EMP-SW:S14)
P11	CMOS-N	IN	HOPSW-1	Toner supply cover switch, H:open, L:close (TNR-HOP-SW:S11)
P12	CMOS-IN	IN	KCTRC-1A	Key counter connecting signal L;connect, H:disconnect
P13	CMOS-N	IN	HTRDY-1	At HTR-ready :L, other:H
P14	CMOS-IN	Not used		
P15	CMOS-IN	Not used		
P16	CMOS-IN	Not used		
P17	CMOS-IN	Not used		
DCCLK1	CMOS-OUT H	OUT	ADDCK-1	ADU-MOT reference clock, (M24)
DCCLK2	CMOS-OUT H	OUT	HTRCK-1	HTR-MOT reference clock, (M18)
DCCLK3	CMOS-OUT H	OUT	DEVCK-1	DEV-MOT reference clock, (M16)
DCCLK4	CMOS-OUT H	OUT	PFMCK-1	PFM-MOT reference clock (M31)

Port Name	At reset	IN/OUT	Signal Name	FUNCTION															
SM_A	CMOS-OUT H	OUT	DRMTA-0	Drum motor control signal (Active low), (M12)															
SM_B	CMOS-OUT H	OUT	DRMTB-0																
SM_NA	CMOS-OUT H	OUT	DRMTC-0																
SM_NB	CMOS-OUT H	OUT	DRMTD-0																
SMCLK	CMOS-IN	IN	DRCLK-1	Drum motor reference clock (fromM-CPU)															
PJ0	CMOS-OUT H	OUT	TCMTB-0	Transfer belt cam motor (TRB-CAM-MOT:M26) <table border="1" style="margin-left: 20px;"> <tr> <td>PJ0</td> <td>PJ1</td> <td></td> </tr> <tr> <td>H</td> <td>H</td> <td>Brake</td> </tr> <tr> <td>L</td> <td>H</td> <td>CW</td> </tr> <tr> <td>H</td> <td>L</td> <td>CCW</td> </tr> <tr> <td>L</td> <td>L</td> <td>STOP</td> </tr> </table>	PJ0	PJ1		H	H	Brake	L	H	CW	H	L	CCW	L	L	STOP
PJ0	PJ1																		
H	H	Brake																	
L	H	CW																	
H	L	CCW																	
L	L	STOP																	
PJ1	CMOS-OUT H	OUT	TCMTA-0																
PJ2	CMOS-OUT H	OUT	AUGMT-0	Toner transport motor, L:ON, H:OFF, (AUG2-MOT:M15)															
PJ3	CMOS-OUT H	OUT	RSTRT-1	RESTART (⇒PFC)															
PJ4	CMOS-OUT H	OUT	PCDTR-0	For external PC															
PJ5	CMOS-OUT H	Not used																	
PJ6	CMOS-OUT H	Not used																	
PJ7	CMOS-OUT H	Not used																	
MWR	CMOS-OUT H	OUT	WRRAM-0	RAM write signal															
SMINT	CMOS-OUT H	Not used																	
CS0	CMOS-OUT H	Not used																	
CS1	CMOS-OUT H	OUT	CSRAM-0	RAM chip select signal (8KB)															
CS2	CMOS-OUT H	Not used																	
CS3	CMOS-OUT H	Not used																	
CS4	CMOS-OUT H	Not used																	
CS5	CMOS-OUT H	Not used																	
PK0	CMOS-IN	IN	TRCS1-0	Transfer belt separation switch (TR-SEP-SW:S44)															
PK1	CMOS-IN	IN	TRCS-0	Transfer belt touch switch(TR-TCH-SW:S43)															
PK2	CMOS-IN	IN	AGMRK-1A	Toner transport motor Lock signal L:NORMAL, H:LOCK, (AUG2-MOT:M15)															
PK3	CMOS-IN	IN	PSTPC-1	Paper stop switch, L: No paper, H: When paper is past, (PSTP-SW:S13)															
PK4	CMOS-IN	IN	PSTPD-0	Paper feed status signal															
PK5	CMOS-IN	Not used																	
PK6	CMOS-IN	Not used																	
PK7	CMOS-IN	Not used																	
MULTD0	CMOS-IN	Not used																	

Port Name	At reset	IN/OUT	Signal Name	FUNCTION
MULTD1	CMOS-IN	IN	REVCL-0	Reverse clutch signal, (REV-CLT:CL2)
MULTA	CMOS-IN	IN	STKCL-0	Stack clutch control signal, (STK-
MULTY	CMOS-OUT H	OUT	REVCL-0A	CLT:CL3)
				Reverse clutch signal, L:ON, H:OFF, (REV-CLT:CL2)

1.1.4 Scanner CPU (TMP95C063F)

(1) Outline and Features

The same TMP95C063F as the main CPU is used for the scanner CPU. For details, refer to the item for the main CPU.

(2) Scanner CPU functions

The scanner CPU has respective interface with the system CPU and the ADF, and controls scanner operations.

It is also in charge of setting the various ASIC (SIPS, SH) parameters for image processing (pre-processing).

(3) Pin assignments of scanner CPU: See the item for the main CPU.

Scanner CPU I/O map

S/N	PIN	Port Name	R	IN/OUT	Signal Name	FUNCTION	
1	117	A0	—	OUT	CPUA0	Address bus	—
2	116	A1	—	OUT	CPUA1	Address bus	—
3	115	A2	—	OUT	CPUA2	Address bus	—
4	114	A3	—	OUT	CPUA3	Address bus	—
5	113	A4	—	OUT	CPUA4	Address bus	—
6	112	A5	—	OUT	CPUA5	Address bus	—
7	111	A6	—	OUT	CPUA6	Address bus	—
8	110	A7	—	OUT	CPUA7	Address bus	—
9	109	A8	—	OUT	CPUA8	Address bus	—
10	107	A9	—	OUT	CPUA9	Address bus	—
11	106	A10	—	OUT	CPUA10	Address bus	—
12	105	A11	—	OUT	CPUA11	Address bus	—
13	104	A12	—	OUT	CPUA12	Address bus	—
14	103	A13	—	OUT	CPUA13	Address bus	—
15	102	A14	—	OUT	CPUA14	Address bus	—
16	101	A15	—	OUT	CPUA15	Address bus	—
17	35	AM8/16	—	IN	SG	Bus width selection	(mixed 8- and 16-bit buses)
18	144	AVCC	—	—	+5V	A/D converter power supply	(fixed to 5V)
19	143	AVSS	—	—	SG	A/D converter ground	(fixed to ground)
20	36	CLK	—	—	(OPEN)	Not used	—
21	75	D0	—	IN/OUT	CPUD0	Data bus	—
22	76	D1	—	IN/OUT	CPUD1	Data bus	—
23	77	D2	—	IN/OUT	CPUD2	Data bus	—
24	78	D3	—	IN/OUT	CPUD3	Data bus	—
25	79	D4	—	IN/OUT	CPUD4	Data bus	—
26	80	D5	—	IN/OUT	CPUD5	Data bus	—
27	81	D6	—	IN/OUT	CPUD6	Data bus	—
28	82	D7	—	IN/OUT	CPUD7	Data bus	—

S/N	PIN	Port Name	R	IN/OUT	Signal Name	FUNCTION	
29	84	D8	—	IN/OUT	CPUD8	Data bus	—
30	85	D9	—	IN/OUT	CPUD9	Data bus	—
31	86	D10	—	IN/OUT	CPUD10	Data bus	—
32	87	D11	—	IN/OUT	CPUD11	Data bus	—
33	88	D12	—	IN/OUT	CPUD12	Data bus	—
34	89	D13	—	IN/OUT	CPUD13	Data bus	—
35	90	D14	—	IN/OUT	CPUD14	Data bus	—
36	91	D15	—	IN/OUT	CPUD15	Data bus	—
37	3	DAOUT0	—	OUT	SCNLIM	Scanner motor driving current setting (Vref)	Increasing this setting increases the current
38	4	DAOUT1	—	—	(OPEN)	Not used	—
39	1	DAREFH	—	IN	+5V	Reference voltage terminal (upper limit) for D/A converter	—
40	2	DAREFL	—	IN	SG	Reference voltage terminal (lower limit) for D/A converter	—
41	18	DVCC	—	—	+5V	5V power supply	—
42	48	DVCC	—	—	+5V	5V power supply	—
43	84	DVCC	—	—	+5V	5V power supply	—
44	108	DVCC	—	—	+5V	5V power supply	—
45	132	DVCC	—	—	+5V	5V power supply	—
46	5	DVSS	—	—	SG	GND terminal	—
47	37	DVSS	—	—	SG	GND terminal	—
48	57	DVSS	—	—	SG	GND terminal	—
49	74	DVSS	—	—	SG	GND terminal	—
50	92	DVSS	—	—	SG	GND terminal	—
51	118	DVSS	—	—	SG	GND terminal	—
52	40	EA	—	IN	SG	(external access)	(internal ROM)
53	23	NMI	—	IN	+5V	Not used	Fixed: H
54	100	A16	—	OUT	A16	Address bus	—
55	99	P21/A17	—	—	(OPEN)	Not used	—
56	98	P22/A18	—	—	(OPEN)	Not used	—
57	97	P23/A19	—	OUT	WDTEN	Watchdog enable	Enable:H, Disable:N
58	96	P24/A20	—	—	(OPEN)	Not used	—
59	95	P25/A21	—	—	(OPEN)	Not used	—
60	94	P26/A22	—	—	(OPEN)	Not used	—
61	93	P27/A23	—	—	(OPEN)	Not used	—
62	71	P52	—	OUT	JIGER	Enable jig	At completion of SLG operation: L
63	70	P53	—	OUT	JIGOK	Jig OK	At error detection: L

S/N	PIN	Port Name	R	IN/OUT	Signal Name	FUNCTION	
64	69	P54	—	—	(OPEN)	Not used	—
65	68	RW	—	OUT	CPURW	Write/Read to special register	L active
66	67	CS0	—	OUT	CPUCS0	SRAM chip select	L active
67	66	CS2	—	OUT	CPUCS2	PROM chip select	L active
68	65	CS1	—	OUT	CPUCS1	SH (CCD) chip select	L active
69	64	P61	—	OUT	VSynch	Image vertical synchronization	—
70	63	P62	—	OUT	FAN3SP	SLG Fan speed selection (SLG-FAN-MOT:M4)	High speed: H, Low speed: L
71	62	P63	—	OUT	FAN3ON	SLG Fan ON/OFF signal (SLG-FAN-MOT:M4)	ON:L, OFF:H
72	61	CS3	—	OUT	CPUCS3	SIPS chip select	L active
73	60	P65	—	OUT	PHSCHG	SH mode switching	
74	59	P66	—	OUT	FAN2SP	OPT Fan speed selection (OPT-FAN-MOT:M3-2)	High speed: H, Low speed: L
75	58	P67	—	OUT	FAN2ON	OPT Fan ON/OFF (OPT-FAN-MOT (M3-2))	ON:L, OFF:H
76	49	PG00	—	OUT	DCM-A	DCM motor phase A (DCM-MOT:M2)	L active
77	50	PG01	—	OUT	DCM-B	DCM motor phase B (DCM-MOT:M2)	L active
78	51	PG02	—	OUT	DCM-C	DCM motor phase C (DCM-MOT:M2)	L active
79	52	PG03	—	OUT	DCM-D	DCM motor phase D (DCM-MOT:M2)	L active
80	53	P74	X	IN	APS1	APS sensor	
81	54	P75	X	IN	APS2	APS sensor	
82	55	P76	X	IN	APS3	APS sensor	
83	56	P77	—	—	(OPEN)	Not used	—
84	32	P80	—	—	(OPEN)	Not used	—
85	33	P81	X	IN	APS4	APS sensor	—
86	34	P82	X	IN	APS5	APS sensor	—
87	43	P83	X	IN	APS6	APS sensor	—
88	44	P84/INT0	X	IN	SRTS	SYS⇒SLG transmission interrupt	L active
89	45	P85/INT1	—	—	(OPEN)	Not used	—
90	46	P86/INT2	X	IN	DFRAK	ADF⇒SLG reception enable signal	L active
91	47	P87/INT3	—	—	(OPEN)	Not used	—
92	24	P90	—	OUT	SCNDIR	Scanner motor rotation direction, (SCN-MOT:M1)	

S/N	PIN	Port Name	R	IN/OUT	Signal Name	FUNCTION	
93	25	TO1	—	OUT	SCNCLK	Scanner motor CLK (SCN-MOT:M1)	
94	26	P92	—	OUT	FAN1ON	OPT Fan ON/OFF (OPT-FAN-MOT:M3-1)	ON: L, OFF: H
95	27	P93/TO3	—	OUT	FAN1SP	OPT Fan speed selection (OPT-FAN-MOT:M3-1)	High speed: H, Low speed: L
96	28	P94	—	OUT	FAN4ON	Not used	
97	29	P95	—	OUT	EXPEN	Exposure lamp output enable	Enable: L
98	30	P96	—	OUT	EXPON	Exposure lamp ON	Lamp ON: L
99	31	P97/TO7	—	OUT	EXPPWM	Exposure intensity adjustment	PWM
100	14	TXD0	—	OUT	STXD	SLG⇒SYS serial I/F send data	Serial
101	15	RXD0	X	IN	SRXD	SYS⇒SLG serial I/F receive data	Serial
102	16	CTS0	—	OUT	SCTS	SLG⇒SYS transmission interrupt	L active
103	17	PA3	—	—	(OPEN)	Not used	—
104	19	TXD1	—	OUT	DFTXD	SLG⇒ADF serial I/F send data	Serial
105	20	RXD1	X	IN	DFRXD	ADF⇒SLG serial I/F receive data	Serial
106	21	CTS1	—	OUT	DFAK	SLG⇒ADF reception enable signal	L active
107	22	PA7	—	OUT	DFRQ	SLG⇒ADF transmission request signal	L active
108	6	PB0/TI8/INT4	—	—	(OPEN)	Not used	—
109	7	INT5	↑	IN	PWDNCK	Power down check	Power off: L
110	8	PB2/TO8	—	—	(OPEN)	Not used	—
111	9	PB3/TO9	—	—	(OPEN)	Not used	—
112	10	PB4/TIA/INT6	—	OUT	DFRRQ	ADF⇒SLG reception request signal	L active
113	11	PB5/TIB/INT7	X	IN	SCHOM	Scanner motor home SW (HOME-SW:S2)	Home position: H
114	12	PB6/TOA	↑	IN	SCNT	System board connection	Connection: L
115	13	PB7/TOB	X	IN	DFCNT	ADF connection	Connection: L
116	133	PC0/AN0	—	—	SG	Not used	—
117	134	PC1/AN1	—	—	SG	Not used	—
118	135	PC2/AN2	—	—	SG	Not used	—
119	136	PC3	—	IN	EWSCNT	EWS connection	Connection: L
120	137	PC4	—	IN	PGCNT	Pattern Generator connection	Connection: L
121	138	PC5	—	—	(OPEN)	Not used	—
122	139	PC6	—	IN	DSWCNT	DIP SW board/adjustment jig connection	Connection: L

S/N	PIN	Port Name	R	IN/OUT	Signal Name	FUNCTION	
123	140	PC7	—	IN	24VCHK	24V power supply check	Power drop: L
124	131	PD0	—	OUT	SCNMD0	Scanner motor step angle setting (SCN-MOT:M1)	
125	130	PD1	—	OUT	SCNMD1		
126	129	PD2	—	OUT	SCNMD2		
127	128	PD3	—	OUT	SCNMD3		
128	127	PD4	—	OUT	SCNHLD	Scanner motor hold	
129	126	PE0	X	IN	DIPSW8	Scanner unit standalone mode	For adjustment
130	125	PE1	X	IN	DIPSW7		
131	124	PE2	X	IN	DIPSW6		
132	123	PE3	X	IN	DIPSW5		
133	122	PE4	X	IN	DIPSW4		
134	121	PE5	X	IN	DIPSW3		
135	120	PE6	X	IN	DIPSW2		
136	119	PE7	X	IN	DIPSW1		
137	73	RD	—	OUT	CPURD	Reading	Enable: L
138	41	RESET	↑	IN	CPURST	Reset	Reset: L
139	141	VREFH	—	IN	+5V	Reference voltage input for A/D converter (H)	—
140	142	VREFL	—	IN	SG	Reference voltage input for A/D converter (L)	—
141	42	WDTOUT	—	OUT	WDTOUT	Watchdog timer output	Microcontroller malfunction (out of control): L
142	72	WR	—	OUT	CPUWR	Write	Enable: L
143	38	X1	—	IN/OUT	X1	Oscillator terminal	—
144	39	X2	—	IN/OUT	X2	Oscillator terminal	—

R : Programmable pull-up resistor

↑ : Internal pull-up enabled

X : Internal pull-up disabled

— : No internal pull-up function

1.1.5 Laser CPU (TMP95C063F)

(1) Outline and features

The same TMP95C063F as the main CPU is used for the Laser CPU. For details, refer to the item for the main CPU.

(2) Laser CPU functions

The laser CPU has an interface with the main CPU, and controls the inside of the laser unit (rotation of the polygonal motor, galvanic mirror control, laser power control, etc.)

It is also in charge of setting the various ASIC (POPS) parameters for image processing (post-processing).

(3) Pin assignments of laser CPU: See the item for the main CPU.

Laser CPU I/O map

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
P97/TO7	CMOS-IN PULL-UP	—	OUT	(FANSP-1)	Fan speed selection, L: High speed, H: Low speed, (LSU-FAN-MOT: M6)
P96/TI6	CMOS-IN PULL-UP	—	OUT	FAN-0	Fan, L: ON, H: OFF
P95/TO5	CMOS-IN PULL-UP	↑	IN	(WUL-0)	Beam sensor window upper limit
P94/TI4	CMOS-IN PULL-UP	↑	IN	(WLL-0)	Beam sensor window lower limit
P93/TO3	CMOS-IN PULL-UP	—	OUT	OFFST-0	Beam sensor detection mode, L: Detection
P92/TI2	CMOS-IN PULL-UP	—	OUT	BMSW2-1	Beam sensor select
P91/TO1	CMOS-IN PULL-UP	—	OUT	BMSW1-1	
P90/TI0	CMOS-IN PULL-UP	—	OUT	BMSW0-1	
P87/INT3	CMOS-IN PULL-UP	↑	IN	BUSY-0	Beam sensor busy (A/D conversion in progress), Interrupt at rise at end of conversion
P86/INT2	CMOS-IN PULL-UP	—	IN	PVDEN-0	Interrupt at rise at end of page, L: Print area
P85/INT1	CMOS-IN PULL-UP	X	IN	CNTRD-1	Reading from POPS possible, H: Read
P84/INT0	CMOS-IN PULL-UP	X	IN	COMINT-0	Interrupt from monitor IC, L: Buffer empty
P83/NMI2	CMOS-IN PULL-UP	—	OUT	COMND-1	Command/data select output to monitor IC
P82/WAIT	CMOS-IN PULL-UP	—	OUT	(CLKEN-1)	Crystal oscillator enable, L: Disable, H: Enable
P81/SCOUT	CMOS-IN PULL-UP	—	OUT	BUSEN-1	Bus release with POPS at EWS connection, H: Enable
P80/BS	CMOS-IN PULL-UP	—			
P77/PG13	CMOS-IN PULL-UP	↑	IN	ERR-1	HYSNC error/PWM calibration BUSY, H: Error
P76/PG12	CMOS-IN PULL-UP	—	OUT	LVDEN-0	L-CPU secondary scanning direction sync signal
P75/PG11	CMOS-IN PULL-UP	—	OUT	LE-0	Laser enable, L: Enable
P74/PG10	CMOS-IN PULL-UP	—	OUT	LDOFF-0	Forced laser OFF during manual feed, L: OFF
P73/PG03	CMOS-IN PULL-UP	—	OUT	DDISD-1	Laser driver D forced stop
P72/PG02	CMOS-IN PULL-UP	—	OUT	DDISC-1	Laser driver C forced stop
P71/PG01	CMOS-IN PULL-UP	—	OUT	DDISB-1	Laser driver B forced stop

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
P70/PG00	CMOS-IN PULL-UP	—	OUT	DDISA-1	Laser driver A forced stop
P67/UCAS3/UW3/ WE3	TTL-OUT H	—	OUT	CNTST-0	HSYNC count of adjustment sensor, L: Count
P66/LCAS3/LW3/ REFOUT	TTL-OUT H	—	OUT	CSNVM-0	Serial EEPROM chip select, L: Select
P65/CAS3/WE3	TTL-OUT H	—	OUT	GDALAT-0	Galvanic mirror DAC latch, L: Latch
P64/CS3/RAS3	TTL-OUT H	—	OUT	CSGDAC-0	Galvanic mirror DAC chip select, L: Select
P63/UCAS1/UW1/ WE1	TTL-OUT H	—	OUT	(DAWR-0)	Beam sensor DAC latch (at comparator)
P62/LCAS1/LW1/ REFOUT	TTL-OUT H	—	OUT	(DASC1-0)	Beam sensor DAC select (at comparator)
P61/CAS1/WE1	TTL-OUT H	—	OUT	(DASC0-0)	
P60/CS1/RAS1	TTL-OUT H	—	OUT	CSPOPS-0	POPS chip select, L: Select
P57/CS2	TTL-OUT L	—	OUT	CSPROM-0	PROM chip select, L: Select
P56/CS0	TTL-OUT H	—	OUT	CSSRAM-0	SRAM chip select, L: Select
P55/RW	CMOS-IN PULL-UP	—	OUT	GLVMT-1	Galvanic mirror driver mute, H: Mute
P54/BUSAK	CMOS-IN PULL-UP	—	Not used		
P53/BUSRQ	CMOS-IN PULL-UP	—	Not used		
P52/HWR	CMOS-IN PULL-UP	—	Not used		
WR		—	OUT	WR-0	External memory write signal
RD		—	OUT	RD-0	External memory read signal
P27/A23	TTL-OUT H	—	OUT	LDOND-0	Laser D forced ON, L: ON, H: OFF
P26/A22	TTL-OUT H	—	OUT	LDONC-0	Laser C forced ON, L: ON, H: OFF
P25/A21	TTL-OUT H	—	OUT	LDONB-0	Laser B forced ON, L: ON, H: OFF
P24/A20	TTL-OUT H	—	OUT	LDONA-0	Laser A forced ON, L: ON, H: OFF
P23/A19	TTL-OUT H	—	OUT	LDRDY-0	Illuminating on drum inhibit signal, L: Ready, H: Copy
P22/A18	TTL-OUT H	—	OUT	SCRST-1	PWM calibration, H: Calibration
P21/A17	TTL-OUT H	—	OUT	VDIS-1	IVDEN-0 inhibit during control between pages, H: Beam control in progress
P20/A16	TTL-OUT H	—	OUT	A16	Address bus
P17/D15	TTL 3STATE	—	IN/OUT	D15	Data bus
P16/D14	TTL 3STATE	—	IN/OUT	D14	Data bus
P15/D13	TTL 3STATE	—	IN/OUT	D13	Data bus
P14/D12	TTL 3STATE	—	IN/OUT	D12	Data bus
P13/D11	TTL 3STATE	—	IN/OUT	D11	Data bus
P12/D10	TTL 3STATE	—	IN/OUT	D10	Data bus
P11/D9	TTL 3STATE	—	IN/OUT	D9	Data bus

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
P10/D8	TTL 3STATE	—	IN/OUT	D8	Data bus
D7	TTL 3STATE	—	IN/OUT	D7	Data bus
D6	TTL 3STATE	—	IN/OUT	D6	Data bus
D5	TTL 3STATE	—	IN/OUT	D5	Data bus
D4	TTL 3STATE	—	IN/OUT	D4	Data bus
D3	TTL 3STATE	—	IN/OUT	D3	Data bus
D2	TTL 3STATE	—	IN/OUT	D2	Data bus
D1	TTL 3STATE	—	IN/OUT	D1	Data bus
D0	TTL 3STATE	—	IN/OUT	D0	Data bus
A15	TTL OUT	—	OUT	A15	Address bus
A14	TTL OUT	—	OUT	A14	Address bus
A13	TTL OUT	—	OUT	A13	Address bus
A12	TTL OUT	—	OUT	A12	Address bus
A11	TTL OUT	—	OUT	A11	Address bus
A10	TTL OUT	—	OUT	A10	Address bus
A9	TTL OUT	—	OUT	A9	Address bus
A8	TTL OUT	—	OUT	A8	Address bus
A7	TTL OUT	—	OUT	A7	Address bus
A6	TTL OUT	—	OUT	A6	Address bus
A5	TTL OUT	—	OUT	A5	Address bus
A4	TTL OUT	—	OUT	A4	Address bus
A3	TTL OUT	—	OUT	A3	Address bus
A2	TTL OUT	—	OUT	A2	Address bus
A1	TTL OUT	—	OUT	A1	Address bus
A0	TTL OUT	—	OUT	A0	Address bus
PA7/SCLK1	CMOS-IN PULL-UP	—	OUT	SCLK-1	Serial clock for laser power DAC/EEPROM
PA6/CTS1	CMOS-IN PULL-UP	—	OUT	LDDALD-0	Serial latch for laser power DAC, L: Latch
PA5/RXD1	CMOS-IN PULL-UP	↑	IN	RXD-1	Serial data for EEPROM read
PA4/TXD1	CMOS-IN PULL-UP	—	OUT	TXD-1	Serial data for laser power DAC/ EEPROM write
PA3/SCLK0	CMOS-IN PULL-UP	—	OUT	RTS-0	L-CPU⇒M-CPU send request signal
PA2/CTS0	CMOS-IN PULL-UP	↑	IN	CTS-0	M-CPU⇒L-CPU serial receive data
PA1/RXD0	CMOS-IN PULL-UP	↑	IN	RXD-0	M-CPU⇒L-CPU serial receive data
PA0/TXD0	CMOS-IN PULL-UP	—	OUT	TXD-0	L-CPU⇒M-CPU serial send data
PB7/TOB	CMOS-IN PULL-UP	—	OUT	LSBSY-0	Laser write system bus busy, L: Ready
PB6/TOA	CMOS-IN PULL-UP	—	OUT	WDEN-0	Watchdog enable, L: Enable
PB5/TIB/INT7	CMOS-IN PULL-UP	X	IN	PMOK-0	Polygonal mirror motor PLLK, L:OK, (POL-MOT:M5)

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
PB4/TIA/INT6	CMOS-IN PULL-UP	—	OUT	PMON-0	Polygonal mirror motor ON, L:ON
PB3/TO9	CMOS-IN PULL-UP	—	OUT	(PMBRK-0)	Polygonal mirror motor brake, L:ON
PB2/TO8	CMOS-IN PULL-UP	—	OUT	PMCLK-1	Polygonal mirror motor reference clock
PB1/TI9/INT5	CMOS-IN PULL-UP	X	IN	PDWN-1	When 5V drops to 0V: H, Otherwise: L, Rising edge detection
PB0/T18/INT4	CMOS-IN PULL-UP	↑	IN	MVDEN-0	M-CPU secondary scanning direction sync signal, L: Enable
PC7/AN7	CMOS-IN	—	IN	BMAD7-1	Beam sensor AD value (12 bits)
PC6/AN6	CMOS-IN	—	IN	BMAD6-1	
PC5/AN5	CMOS-IN	—	IN	BMAD5-1	
PC4/AN4	CMOS-IN	—	IN	BMAD4-1	
PC3/AN3	CMOS-IN	—	IN	BMAD3-1	
PC2/AN2	CMOS-IN	—	IN	BMAD2-1	
PC1/AN1	CMOS-IN	—	IN	BMAD1-1	
PC0/AN0	CMOS-IN	—	IN	BMAD0-1	
PD4	CMOS-IN PULL-UP	X	IN	EWSCN-0	Bus release at EWS connection, L: POPS⇔L-CPU release
PD3	CMOS-IN PULL-UP	↑	IN	BMAD11-1	Beam sensor AD value (12 bits)
PD2	CMOS-IN PULL-UP	↑	IN	BMAD10-1	
PD1	CMOS-IN PULL-UP	↑	IN	BMAD9-1	
PD0	CMOS-IN PULL-UP	↑	IN	BMAD8-1	
PE7	CMOS-IN PULL-UP	—	OUT	BMDA7-1	Beam sensor comparison value (at comparator)
PE6	CMOS-IN PULL-UP	—	OUT	BMDA6-1	Beam position sensor (secondary scanning direction) comparison value
PE5	CMOS-IN PULL-UP	—	OUT	BMDA5-1	Beam sensor HYSNC detection threshold value
PE4	CMOS-IN PULL-UP	—	OUT	BMDA4-1	Dual-use DA output data
PE3	CMOS-IN PULL-UP	—	OUT	BMDA3-1	
PE2	CMOS-IN PULL-UP	—	OUT	BMDA2-1	
PE1	CMOS-IN PULL-UP	—	OUT	BMDA1-1	
PE0	CMOS-IN PULL-UP	—	OUT	BMDA0-1	
DAREFH		—	—	5V	
DAREFL		—	—	GND	
DAOUT0		—	—		
DAOUT1		—	—		
NMI	CMOS-IN	—	IN	5V	
CLK	TTL-OUT	—	OUT	(SNSCK-1)	Clock to SNS

Port Name	At reset	R	IN/OUT	Signal Name	FUNCTION
WDOUT	TTL-OUT	—	OUT	WDTOUT-0	At microcontroller out of control: L, normal: H
EA		—		GND	
AM8/16		—		GND	Mixed 8- and 16-bit buses at L
RESET		—	IN	CPURST-0	Reset signal
VREFH		—	IN	5V	A/D converter reference input signal
VREFL		—	IN	GND	A/D converter reference input signal
AVCC		—		5V	A/D converter power supply
AVSS		—		GND	A/D converter power supply
X1/X2		—			Oscillator terminal
DVCC		—			5V power supply
DVSS		—			Ground terminal

R : Programmable pull-up resistor. Signals in parentheses are unused.

↑ : Pulled up

X : Not pulled up

— : No pull-up functions

1.1.6 System CPU (NR4650)

(1) Features

The NR4650 64-bit microprocessor uses MIPS's RISC architecture and features the following advanced functions.

It is also completely compatible in terms of software architecture with Integrated Device Technology's IDT79RV4650.

- 64-bit microprocessor with built-in advanced functions
 - 64-bit integer operations
 - 64-bit register
 - 100 MHz, 133 MHz clock speeds
- High performance
 - 133 MIPS (at 133 MHz clock speed)
 - Integer multiplier having 66.7M Mul-Add/sec performance (at 133 MHz clock speed)
 - Single-precision floating point processor of 44 MFLOP/sec (at 133 MHz clock speed)
 - >300,000 dhrystone/sec (at 133 MHz clock speed) (175 dhrystone MIPS)
 - Cache memory of 8 Kbytes each for instructions and data
 - Integer DSP function supported
 - High-speed interrupt decoding
 - Cache lock function
- Lower power consumption
 - 3.3V power voltage
 - Power management function using standby mode
- Large internal cache memory
 - Cache memory of 8 Kbytes each for instructions and data
 - 2-way set-associative system
 - Write back and write through supported
- Highly compatible with the NR3000 and NR4600 family
 - Completely upwardly compatible with NR3000 and NR4600 family application software
- Low cost
 - 32-bit bus interface mode can be set
 - Low cost achieved by elimination of TLB function and double-precision floating point processor
- Short development provided by system support
 - Extensive support for real-time operation
 - Easier development of software by high compatibility with MIPS III instruction sets
- Wide range of installable applications
 - Game equipment
 - Multimedia equipment
 - Networking equipment
 - Printers
- 5V interface support (only on NR4650G)
 - 5V signals can be input.

(2) System CPU functions

The system CPU is used in combination with a system control LSI with dedicated PCI bridge. This CPU has interfaces with the HDD, main CPU and scanner CPU, and performs control of ASIC in the SYS board, image data processing (compression, decompression, etc.), connection processing with external network lines (LAN, DSS, etc.), and control of the control panel.

The PCI bus is released to the outside via the MTB board, and is constructed to be connectable to a LAN printer board and SCSI board.


The control program is stored in external ROM (F-ROM).

The download function can be used to read new programs from a personal computer (PC).

Adjustment values for the clock and the system are stored together with setting values in battery backed up internal RAM.

(3) Pin assignment of system CPU

0.5 mm pitch 208-pin QFP type (all models)



(4) Names of Terminals and Functions

Pin No.	Function	Pin No.	Function	Pin No.	Function	Pin No.	Function
1	N.C.	53	N.C.	105	N.C.	157	N.C.
2	N.C.	54	N.C.	106	N.C.	158	N.C.
3	N.C.	55	SysCmd2	107	N.C.	159	N.C.
4	N.C.	56	SysAD36	108	N.C.	160	N.C.
5	SysAD45	57	SysAD4	109	Vcc	161	N.C.
6	SysAD13	58	SysCmd1	110	Vss	162	SysAD30
7	N.C.	59	Vss	111	SysAD21	163	Vcc
8	SysAD44	60	Vcc	112	SysAD53	164	Vss
9	Vss	61	SysAD35	113	RdRdy*	165	SysAD62
10	Vcc	62	SysAD3	114	Modeln	166	N.C.
11	SysAD12	63	SysCmd0	115	SysAD22	167	SysAD31
12	SysCmdP	64	SysAD34	116	SysAD54	168	SysAD63
13	SysAD43	65	Vss	117	Vcc	169	Vcc
14	SysAD11	66	Vcc	118	Vss	170	Vss
15	Vss	67	N.C.	119	Release*	171	VccOK
16	Vcc	68	N.C.	120	SysAD23	172	SysADC3
17	SysCmd8	69	SysAD2	121	SysAD55	173	SysADC7
18	SysAD42	70	Int5*	122	NMI*	174	N.C.
19	SysAD10	71	SysAD33	123	Vcc	175	N.C.
20	SysCmd7	72	SysAD1	124	Vss	176	N.C.
21	Vss	73	Vss	125	SysADC2	177	N.C.
22	Vcc	74	Vcc	126	SysADC6	178	N.C.
23	SysAD41	75	Int4*	127	N.C.	179	N.C.
24	SysAD9	76	SysAD32	128	SysAD24	180	N.C.
25	SysCmd6	77	SysAD0	129	Vcc	181	VccP
26	SysAD40	78	Int3*	130	Vss	182	VssP
27	N.C.	79	Vss	131	SysAD56	183	N.C.
28	N.C.	80	Vcc	132	N.C.	184	N.C.
29	Vss	81	Int2*	133	SysAD25	185	MasterClock
30	Vcc	82	SysAD16	134	SysAD57	186	N.C.
31	SysAD8	83	SysAD48	135	Vcc	187	N.C.
32	SysCmd5	84	Int1*	136	Vss	188	N.C.
33	SysADC4	85	Vss	137	N.C.	189	Vcc
34	SysADC0	86	Vcc	138	SysAD26	190	Vss
35	Vss	87	SysAD17	139	SysAD58	191	N.C.
36	Vcc	88	SysAD49	140	N.C.	192	SysADC5
37	SysACmd4	89	Int0*	141	Vcc	193	SysADC1
38	SysAD39	90	SysAD18	142	Vss	194	N.C.
39	SysAD7	91	Vss	143	SysAD27	195	Vcc
40	SysCmd3	92	Vcc	144	SysAD59	196	Vss
41	Vss	93	SysAD50	145	ColdRest*	197	SysAD47
42	Vcc	94	ValidIn*	146	SysAD28	198	SysAD15
43	SysAD38	95	SysAD19	147	Vcc	199	N.C.
44	SysAD6	96	SysAD51	148	Vss	200	SysAD46
45	ModeClock	97	Vss	149	SysAD60	201	Vcc
46	WrRdy*	98	Vcc	150	Reset*	202	Vss
47	SysAD37	99	ValidOut*	151	SysAD29	203	SysAD14
48	SysAD5	100	SysAD20	152	SysAD61	204	N.C.
49	Vss	101	SysAD52	153	N.C.	205	N.C.
50	Vcc	102	ExtRqst*	154	N.C.	206	N.C.
51	N.C.	103	N.C.	155	N.C.	207	N.C.
52	N.C.	104	N.C.	156	N.C.	208	N.X.

* N.C.: These pins are not connected as they are provided for future expandability and interchangeability

(5) Description of Terminal Functions

Pin Name	I/O	Description
System interface		
ExtRqst*	I	External Request: Signal by which the system interface requests issue of an external request
Release*	O	Interface release: This signal indicates that the processor has released the system interface to a slave status.
RdRdy*	I	Read Ready: This signal indicates that the external agent can accept a processor read.
WrRdy*	I	Write Ready: This signal indicates that the external agent can accept a processor write.
ValidIn*	I	Valid In: This signal indicates that the external agent is driving valid addresses or data on the SysAD bus, and valid commands or data on the SysCmd bus.
ValidOut*	O	Valid Out: This signal indicates that the processor is driving valid addresses or data on the SysAD bus, and valid commands or data on the SysCmd bus.
SysAD (63:0)	I/O	System address/data bus: This 64-bit address data bus is for communications between the processor and external agent.
SysADC (7:0)	I/O	System address/data check bus: This 8-bit bus is for the SysAD bus in the data bus cycle and contains the parity check bit.
SysCmd (8:0)	I/O	System command/data ID bus: This 9-bit bus is for communications of commands and data ID between the processor and the external agent.
SysCmdP	I/O	System command/data ID bus parity (reserved): This is "0" when at output on the NR4650, and is not used on input.
Clock/control interface		
MasterClock	I	Master clock: This is the reference clock of the system interface. The timing of all outputs are related to this clock. The pipeline operating frequency is obtained by multiplying this clock.
VccP	I	Vcc for PLL: This is Vcc for internal PLL. Stable Vcc with minimum voltage fluctuations is supplied.
VssP	I	Vss for PLL: This is Vss for internal PLL. Stable Vss with minimum voltage fluctuations is supplied.

Pin Name	I/O	Description
Interrupt interface		
Int (5:0)*	I	Interrupt: Six general-purpose interrupts obtained by OR-ing bits 5:0 and each bit in the interrupt register
NMI*	I	Non-maskable interrupts: Non-maskable interrupts obtained by OR-ing the bits 6 in the interrupt register
Initialization setting interface		
VccOk	I	Vcc enable: When this signal is asserted, this indicates that the +3.3V power voltage of NR4650 is +3.0V or more for 100 msec or more, and that the status is stable. Reading of serial operation of boot time mode control is started by asserting VccOK.
ColdReset*	I	Cold Reset: This signal must be asserted by a power ON reset or cold reset. This signal must be de-asserted synchronized with the MasterClock.
Reset*	I	Reset: This signal must be asserted by all reset sequences. There is the possibility that it is synchronized or asynchronous with a cold reset, or that it is synchronized with start of a warm reset. This signal must be de-asserted synchronized with the MasterClock.
ModeClock	O	Boot mode clock: Output of the serial boot mode data clock obtained by dividing the system clock frequency by 256
ModeIn	I	Boot mode data input: Serial boot mode data input

2. LOGIC CIRCUIT

(Note : [未][未実装] : NO MOUNT)


2.1 System Board (PWA-SYS) 1/29~29/29

Page	Item
1	1. INDEX
2	2. CPU (NR4650)
3	3. CPU-PCI Bridge (Capella)
4	4. Clock
5	5. Reset, Initial
6	6. Boot ROM (EPROM)
7	7. Address Buffer, ID-se1
8	8. Main Memory (SDRAM)
9	9. Main Memory (SDRAM)
10	10. Main Memory (SDRAM)
11	11. Main Memory (SDRAM)
12	12. FROM Sockets
13	13. SDAC
14	14. NVRAM, RMS-I/F
15	15. LCD Controller
16	16. PANEL-I/F
17	17. DRCM
18	18. CODEC (AHA3410C)
19	19. Page Memory (EDO-DRAM)
20	20. IDE Controller (Piccolo2+)
21	21. IDE-I/F
22	22. PLG-I/F
23	23. LGC-I/F
24	24. SLG-I/F
25	25. LED (Debug), MMF-I/F, DWNLD-I/F
26	26. Card-Edge (PCI), Connector (HDD)
27	27. Connectors (PNL/PS/PLG/SLG/LGC/FAN)
28	28. Connectors (PC/RMS/MMF/DWNLD), Spare Gates
29	29. Bypass Capacitors


System Board
Circuit Diagram


2.1 System Board PWA-SYS

1/29




3/29
2.1 System Board PWA-SYS






5/29


2.1 System Board PWA-SYS







2.1 System Board PWA-SYS

7/29




2.1 System Board PWA-SYS
8/29







2.1 System Board PWA-SYS


10/29






2.1 System Board PWA-SYS 12/29







2.1 System Board PWA-SYS


14/29



2.1 System Board PWA-SYS
16/29









19/29


2.1 System Board PWA-SYS



2.1 System Board PWA-SYS


20/29






2.1 System Board PWA-SYS


22/29






2.1 System Board PWA-SYS

24/29




2.1 System Board PWA-SYS




2.1 System Board PWA-SYS

26/29




2.1 System Board PWA-SYS

27/29




2.1 System Board PWA-SYS

28/29




2.1 System Board PWA-SYS

29/29





2.2 Mother Bord PWA-MTB 2/2



2/23


2.3 Logic Board PWA-LGC






2.3 Logic Board PWA-LGC


4/23





5/23


2.3 Logic Board PWA-LGC














10/23

2.3 Logic Board PWA-LGC









2.3 Logic Board PWA-LGC


13/23




14/23

2.3 Logic Board PWA-LGC






2.3 Logic Board PWA-LGC
16/23




17/23

2.3 Logic Board PWA-LGC




18/23

2.3 Logic Board PWA-LGC




2.3 Logic Board PWA-LGC

19/23




2.3 Logic Board PWA-LGC



22/23


2.3 Logic Board PWA-LGC




23/23


2.3 Logic Board PWA-LGC

2.4 ADU Board (PWA-ADU) 1/2~2/2






2.5 MOT Board (PWA-MOT) 1/1





1/1


2.5 MOT Board PWA-MOT


2.6 SLG Board (PWA-SLG) 1/10~10/10

















2.6 SLG Board PWA-SLG


7/10









2.7 CCD Board (PWA-CCD) 1/5~5/5





2.7 CCDBoard PWA-CCD


2/15




2.7 CCDBoard PWA-CCD

3/5


2E1 / AGGD10:71
4A2 / ADDL6




2.7 CCDBoard PWA-CCD
4/5




2.8 PLG Board (PWA-PLG) 1/21~21/21






2/21


2.8 PLG Board PWA-PLG






6/21

2.8 PLG Board PWA-PLG




7/21

2.8 PLG Board PWA-PLG




2.8 PLG Board PWA-PLG


8/21




2.8 PLG Board PWA-PLG

9/21










13/21

2.8 PLG Board PWA-PLG









16/21

2.8 PLG Board PWA-PLG




17/21

2.8 PLG Board PWA-PLG




2.8 PLG Board PWA-PLG

18/21




20/21


2.8 PLG Board PWA-PLG




2.8 PLG Board PWA-PLG 21/21

2.9 SDV Board (PWA-SDV) 1/3~3/3









2.9 SDV Board PWA-SDV


2.10 LDR Board (PWA-LDR) 1/3~3/3





2.10 LDR Board PWA-LDR


2/3



2.10 LDR Board PWA-LDR

3/3

2.11 ADF Circuit



A

B

C


D

E

F

G

H



SHARP

COPYRIGHT © 2001 BY SHARP CORPORATION

All rights reserved.

Printed in Japan.

No part of this publication may be reproduced,
stored in a retrieval system, or transmitted,
in any form or by any means,
electronic, mechanical, photocopying, recording, or otherwise,
without prior written permission of the publisher.

SHARP CORPORATION
Digital Document Systems Group
Quality & Reliability Control Center
Yamatokoriyama, Nara 639-1186, Japan

2001 January Printed in Japan (N)